A gate driver circuit for IGZO TFTs driven by two clock signals
نویسندگان
چکیده
منابع مشابه
Analytic Models of Synchronized Dual-Gate a-IGZO TFTs
The equations for the transfer characteristics and sub-threshold swing of dual-gate a-IGZO TFTs, when the top and bottom gate electrodes are connected (synchronized), are developed based on device physics. From these equations, it is found that synchronized DG aIGZO TFTs can be considered as conventional TFTs with modified gate capacitance and threshold voltage. The device parameters of coplana...
متن کاملModeling of current–voltage characteristics for double-gate a-IGZO TFTs and its application to AMLCDs
Gwanghyeon Baek (SID Student Member) Jerzy Kanicki (SID Member) Abstract — The equations for the transfer characteristics, subthreshold swing, and saturation voltage of double-gate (DG) a-IGZO TFTs, when the topand bottom-gate electrodes are connected together (synchronized), were developed. From these equations, it is found that synchronized DG a-IGZO TFTs can be considered as conventional TFT...
متن کاملSupply clock generation (driver) circuit for 2PASCL
The paper presents a new quasi adiabatic logic family that uses two complementary split-level sinusoidal power supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) is using the principle of energy recovery and adiabatic switching. It has switching activity that is lower than dynamic logic and can be directly derived...
متن کاملLow-power and small-area scan driver using depletion-mode a-IGZO TFTs for ultra-high-resolution displays
A low-power and small-area scan driver using depletion-mode amorphous-InGaZnO (a-IGZO) thin-film transistors (TFTs) is proposed for 10-inch quadruple extended graphics array (QXGA, 2048 × 1536) panels. The proposed scan driver is realised in a small area using 11 TFTs and improves power consumption by removing short circuit current. Measured results show that the power consumption of the propos...
متن کاملDuty Cycle Adjusting Circuit for Clock Signals
A duty cycle control circuit for clock signals is presented. The proposed circuit uses a rising edge detector to generate one shot output signals which have the same frequency of the input clock signal. A pulse width controllable monostable multivibrator converts the one shot signals into rectangular pulses. By the feedback control voltage from an operational amplifier, the pulse width of gener...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Information Display
سال: 2012
ISSN: 1598-0316,2158-1606
DOI: 10.1080/15980316.2012.744363